IN THE CLAIMS:

Please amend claims 1, 17, 25, 31, 33, and 37, as set forth below. Also, please cancel claims 28-30 and add new claims 49-63. Please note that all claims currently pending in the application are included below for clarity, and a marked up version of the claims is appended at the end of this response.

Se Se

1

2

3

4

5

6

7

8

9

10

1

2

5

6

7

8

9

10

1. (Twice Amended) A thermal management system located on an integrated circuit die comprising:
a temperature detection element formed directly on an integrated circuit die, the temperature detection element including at least one temperature sensor having

temperature detection element including at least one temperature sensor having an output;

a power modulation element for med directly on the integrated circuit die, the power modulation element to reduce power consumption of the integrated circuit die in response to the output of the at least one temperature sensor;

a control element formed directly on the integrated circuit die, the control element including at least one register to provide an enable/disable bit for the thermal management system; and

a visibility element formed directly on the integrated circuit die, the visibility element to indicate a status of the output of the at least one temperature sensor.

11 12

2. (Amended) The system of claim 1, the at least one temperature sensor comprising:

a reference voltage source providing a reference voltage;

a programmable voltage source providing a programmable voltage proportional to a temperature of the integrated circuit die; and

a comparator having one input coupled via a first signal line to the reference voltage source and another input coupled via a second signal line to the programmable voltage source, the comparator to provide a signal at the output of the at least one temperature sensor in response to the programmable voltage substantially equaling the reference voltage.

SUP

Cont. 5

- 3. (Amended) The system of claim 2, further comprising a pulse dampener coupled to the first signal line, the pulse dampener to at least partially remove electrical noise from the reference voltage.
- 4. (Amended) The system of claim 2, further comprising an analog filter coupled to the second signal line and the first signal line, the analog filter to detect voltage spikes present in the reference voltage and to add substantially identical voltage spikes to the programmable voltage.
- 5. (Amended) The system of claim 2, further comprising a digital filter coupled to an output of the comparator, the digital filter including an up-down counter to count clock pulses, the up-down counter to increment once for each clock pulse detected when the comparator output is at a first state and to decrement once for each clock pulse detected when the comparator output is at a second state.
- 6. (Amended) The system of claim 1, the control element further including at least one of a register to selectively disengage a specified portion of the thermal management system, a register to enable the thermal management system in response to an occurrence of an external event, a register to force the thermal management system active while overriding a disable bit provided by the at least one register, and a register to allow external software and hardware to enable the thermal management system.
- 7. (Amended) The system of claim 1, the visibility element including at least one of a register to indicate the status of the temperature sensor output, a register to provide a sticky bit, a counter to count a number of lost clock cycles resulting from operation of the thermal management system, and circuitry to generate an interrupt when the output of the at least one temperature sensor transitions to a different state.

 $\begin{array}{c} 2 \\ 3 \\ 4 \\ 6 \end{array}$

8. (Amended) The system of claim 1, the power modulation element to reduce the power consumption of the integrated circuit die by performing at least one of lowering a supply voltage to the integrated circuit die, lowering a frequency of a clock signal provided by internal clock circuitry on the integrated circuit die, performing clock gating of the clock signal provided by the internal clock circuitry, performing clock throttling of the clock signal provided by the internal clock circuitry, selectively blocking clock pulses of the clock signal provided by the internal clock circuitry, disabling at least one of a plurality of functional units on the integrated circuit die, limiting instructions sent to at least one of the plurality of functional units on the integrated circuit die, and changing a behavior of at least one of the plurality of functional units on the integrated circuit die.

9. (Amended) A microprocessor comprising: a die having a plurality of functional units formed thereon;

internal clock circuitry formed on the die and coupled to at least one of the plurality of functional units; and

a thermal management system formed directly on the die, the thermal management system including

a temperature detection element including at least one temperature sensor having an output;

a power modulation element to reduce power consumption of at least one of the functional units in response to the output of the at least one temperature sensor;

a control element including at least one register to provide an enable/disable bit for the thermal management system; and a visibility element to indicate a status of the output of the at least one temperature sensor.

-4-

Control !

2

6

7

8

1

2

1

2

3

4

5

Contil

10. (Amended) The microprocessor of claim 9, the at least one temperature sensor comprising:
a reference voltage source providing a reference voltage;
a programmable voltage source providing a programmable voltage proportional to a

temperature of the die; and
a comparator having one input coupled via a first signal line to the reference voltage
source and another input coupled via a second signal line to the programmable
voltage source, the comparator to provide a signal at the output of the at least one
temperature sensor in response to the programmable voltage substantially

11. (Amended) The microprocessor of claim 10, further comprising a pulse dampener coupled to the first signal line, the pulse dampener to at least partially remove electrical noise from the reference voltage.

equaling the reference voltage.

- 1 12. (Amended) The microprocessor of claim 10, further comprising an analog 2 filter coupled to the second signal line and the first signal line, the analog filter to detect 3 voltage spikes present in the reference voltage and to add substantially identical voltage 4 spikes to the programmable voltage.
 - 13. (Amended) The microprocessor of claim 10, further comprising a digital filter coupled to an output of the comparator, the digital filter including an up-down counter to count clock pulses, the up-down counter to increment once for each clock pulse detected when the comparator output is at a first state and to decrement once for each clock pulse detected when the comparator output is at a second state.

2

7

1

2

3

1

2

3

4

5

6

7

8

9

10

(Amended) The microprocessor of claim 9, the control element further 14. including at least one of a register to selectively disengage a specified portion of the thermal management system, a register to enable the thermal management system in response to an occurrence of an external event, a register to force the thermal management system active while overriding a disable bit provided by the at least one register, and a register to allow external software and hardware to enable the thermal management system.

(Amended) The microprocessor of claim 9, the visibility element 15. including at least one of a register to indicate the status of the temperature sensor output, a register to provide a sticky bit, a counter to count a number of lost clock cycles resulting from operation of the thermal management system, and circuitry to generate an interrupt when the output of the at least one temperature sensor transitions to a different state.

(Amended) The microprocessor of claim 9, the power modulation 16. element to reduce the power consumption of the at least one functional unit by performing at least one of lowering a supply voltage to the die, lowering a frequency of a clock signal provided by the internal clock circuitry, performing clock gating of the clock signal provided by the internal clock circuitry, performing clock throttling of the clock signal provided by the internal clock circuitry, selectively blocking clock pulses of the clock signal provided by the internal clock circuitry, disabling at least one of the plurality of functional units on the die, limiting instructions sent to at least one of the plurality of functional units on the die, and changing a behavior of at least one of the plurality of functional units on the die.

	1	17. (Twice Amended) A computer system comprising:
	2	at least one memory device coupled to a bus; and
	3	at least one microprocessor coupled to the bus, the at least one microprocessor including
	\ \\\\^4	a die having a plurality of functional units formed thereon;
Si	5	internal clock circuitry formed on the die and coupled to at least one of the
	6	plurality of functional units; and
1	7	a thermal management system located on the die, the thermal management
	8	system including
	9	a temperature detection element formed directly on the die,
	10	the temperature detection element including at least
' '	11	one temperature sensor having an output;
الا	12	a power modulation element formed directly on the die, the
NI	13	power modulation element to reduce power
	14	consumption of at least one of the functional units
	15	in response to the output of the at least one
	16	temperature sensor;
	17	a control element formed directly on the die, the control
	18	element including at least one register to provide an
	19	enable/disable bit; and
	20	a visibility element formed directly on the die, the visibility
	21	element to indicate a status of the output of the at
	22	least one temperature sensor.

2

7

8

9

1 2

1

2

3

4

1

2

3

4

5

10

(Amended) The computer system of claim 17, the at least one temperature 18. sensor comprising: a reference voltage source providing a reference voltage; a programmable voltage source providing a programmable voltage proportional to a temperature of the die; and a comparator having one input coupled via a first signal line to the reference voltage source and another input coupled via a second signal line to the programmable voltage source, the comparator to provide a signal at the output of the at least one temperature sensor in response to the programmable voltage substantially

(Amended) The computer system of claim 18, further comprising a pulse 19. dampener coupled to the first signal line, the pulse dampener to at least partially remove electrical noise from the reference voltage?

equaling the reference voltage.

- (Amended) The computer system of claim 18, further comprising an 20. analog filter coupled to the second signal line and the first signal line, the analog filter to detect voltage spikes present/in the reference voltage and to add substantially identical voltage spikes to the programmable voltage.
- (Amended) The computer system of claim 18, further comprising a digital 21. filter coupled to an output of the comparator, the digital filter including an up-down counter to count clock pulses, the up-down counter to increment once for each clock pulse detected when the comparator output is at a first state and to decrement once for each clock pulse detected when the comparator output is at a second state.

- 1 22. (Amended) The computer system of claim 17, the control element further
 2 including at least one of a register to selectively disengage a specified portion of the
 3 thermal management system, a register to enable the thermal management system in
 4 response to an occurrence of an external event, a register to force the thermal
 5 management system active while overriding a disable bit provided by the at least one
 6 register, and a register to allow external software and hardware to enable the thermal
 7 management system.
 - 23. (Amended) The computer system of claim 17, the visibility element including at least one of a register to indicate the status of the temperature sensor output, a register to provide a sticky bit, a counter to count a number of lost clock cycles resulting from operation of the thermal management system, and circuitry to generate an interrupt when the output of the at least one temperature sensor transitions to a different state.
 - 24. (Amended) The computer system of claim 17, the power modulation element to reduce the power consumption of the at least one functional unit by performing at least one of lowering a supply voltage to the die, lowering a frequency of a clock signal provided by the internal clock circuitry, performing clock gating of the clock signal provided by the internal clock circuitry, performing clock throttling of the clock signal provided by the internal clock circuitry, selectively blocking clock pulses of the clock signal provided by the internal clock circuitry, disabling at least one of the plurality of functional units on the die, limiting instructions sent to at least one of the plurality of functional units on the die, and changing a behavior of at least one of the plurality of functional units on the die.

13

1

2

3

4 5

6 7

8

9

1

1

25. (Twice Amended) A method comprising:
providing an enable bit to a register to activate a thermal management system of a die;
measuring a temperature on the die with a sensor of the thermal management system;
providing a first state at an output of the sensor when the temperature is below a trip
point;
providing a second state at the sensor output when the temperature equals or exceeds the
trip point;
in response to the sensor output having the second state, engaging a power reduction
mechanism for a specified time period to reduce power consumption of the die;
polling the sensor output after expiration of the specified time period;
engaging the power reduction mechanism for at least another one of the specified time
periods if the sensor output exhibits the second state; and
halting the power reduction mechanism when the sensor output exhibits the first state.

(Amended) The method of claim 25, further comprising engaging the 26. power reduction mechanism to perform at least one of lowering a supply voltage to the die, lowering a frequency of a clock signal provided by internal clock circuitry on the die, performing clock gating of the clock signal provided by the internal clock circuitry, performing clock throttling of the clock signal provided by the internal clock circuitry, selectively blocking, clock pulses of the clock signal provided by the internal clock circuitry, disabling at least one of a plurality of functional units on the die, limiting instructions sent to at least one of the plurality of functional units on the die, and changing a behavior of at least one of the plurality of functional units on the die.

(Amended) The method of claim 25, further comprising providing an enable bit to the register from an external operating system.

32.

1

2

3

6

7

8

9

1

2

3

31. (7	Twice Amended) The methor	od of claim 25, further comprising:
incrementing an	up-down counter coupled w	with the sensor output once for every clock
pulse of t	the clock signal provided by	y the internal clock circuitry when the senso
output ex	chibits the first state; and	
decrementing the	e up-down counter once for e	every clock pulse of the clock signal
provided	by the internal clock circuit	try when the sensor output exhibits the
second st	tate.	

defining a plurality of trip temperatures, a highest of the plurality of trip temperatures corresponding to the trip point;
assigning a plurality of duty cycle values to the plurality of trip temperatures, one duty cycle value of the plurality of duty cycle values corresponding to at least one of the plurality of trip temperatures; and providing a clock signal from the internal clock circuitry exhibiting the one duty cycle

(Amended) The method of claim 25, further comprising:

providing a clock signal from the internal clock circuitry exhibiting the one duty cycle value in response to the temperature substantially equaling that at least one corresponding trip temperature.

33. (Twice Amended) The method of claim 25, further comprising counting a number of lost clock cycles resulting from engagement of the power reduction mechanism.

	6
	7
\wedge	8
1	9
N	10
	11
44	12
Out	13
	14

1	34. (Amended) An apparatus comprising:
2	a temperature detection element, the temperature detection element including at least one
3	temperature sensor having an output;
4	a power modulation element, the power modulation element to reduce power
5	consumption of an integrated circuit die in response to the output of the at least
6	one temperature sensor;
7	a visibility element, the visibility element to indicate a status of the output of the at least
8	one temperature sensor, the visibility element including
9	a register to indicate the status of the output of the at least one temperature sensor
0	a register providing a sticky bit;
1	a counter to count a number of lost clock cycles resulting from operation of the
2	apparatus; and
3	circuitry to generate an interrupt when the output of the at least one temperature
4	sensor transitions to a different state.
1	35. (Amended) The apparatus of claim 34, further including a control
2	element, the control element comprising:
3	a register to provide an enable/disable bit for the apparatus;
4	a register to selectively disengage a specified portion of the apparatus;
5	a register to enable the apparatus in response to an occurrence of an external event;
6	a register to force the apparatus active while overriding a disable bit provided at the
7	enable/disable bit; and
8	a register to allow external software and hardware to enable the apparatus.

2

3

4

5

6

7

8

9

10

11

1

2

1

2

36. (Amended) The system of claim 34, the power modulation element to reduce the power consumption of the integrated circuit die by performing at least one of lowering a supply voltage to the integrated circuit die, lowering a frequency of a clock signal provided by internal clock circuitry on the integrated circuit die, performing clock gating of the clock signal provided by the internal clock circuitry, performing clock throttling of the clock signal provided by the internal clock circuitry, selectively blocking clock pulses of the clock signal provided by the internal clock circuitry, disabling at least one of a plurality of functional units on the integrated circuit die, limiting instructions sent to at least one of the plurality of functional units on the integrated circuit die, and changing a behavior of at least one of the plurality of functional units on the integrated circuit die.

- 37. (Amended) A method of forming a thermal management system on an
- 2 integrated circuit die comprising:
- forming a temperature detection element directly on a die;
- 4 forming a power modulation element directly on the die;
- 5 forming a control element directly on the die; and
- 6 forming a visibility element directly on the die.
 - 38. The method of claim 37, further comprising calibrating a temperature sensor associated with the temperature detection element.
 - 39. The method of claim 37, further comprising forming at least one functional unit on the die.
- 1 40. The method of claim 39, further comprising forming circuitry on the die 2 common to the at least one functional unit and at least one of the temperature detection 3 element, power modulation element, control element, and visibility element.

1	41. An apparatus comprising:
2	a first register to provide an enable/disable bit for a thermal management system on an
3	integrated circuit die;
4	a second register to selectively disengage a specified portion of the thermal management
5	system;
6	a third register to enable the thermal management system in response to an external
7	event;
8	a fourth register to force the thermal management system active while overriding a
9	disable bit provided by the first register; and
10	a fifth register to allow external software and hardware to enable the thermal
11	management system.
1	42. The apparatus of claim 41, further comprising a visibility element to
2	indicate a status of an output of a temperature sensor associated with the thermal
3	management system.
1	43. The apparatus of claim 42, the visibility element comprising:
2	a register to indicate the status of the temperature sensor output;
3	another register to provide a sticky bit;
4	a counter to count a number of lost clock cycles resulting from operation of the thermal
5	management system; and
6	circuitry to generate an interrupt when the temperature sensor output transitions to a
7	different state.
1	44. The apparatus of claim 42, further comprising a power modulation
2	element to reduce power consumption of the integrated circuit die in response to the
3	temperature sensor output.

1	45. An apparatus comprising:
2	a register to indicate a status of an output of a temperature sensor associated with a
3	thermal management system on an integrated circuit die;
4	another register to provide a sticky bit;
5	a counter to count a number of lost clock cycles resulting from operation of the thermal
6	management system; and
7	circuitry to generate an interrupt when the temperature sensor output transitions to a
8	different state.
1	46. The apparatus of claim 45, further comprising a control element including
2	a first register to provide an enable/disable bit for the thermal management system.
1	47. The apparatus of claim 46, the control element further comprising:
2	a second register to selectively disengage a specified portion of the thermal management
3	system;
4	a third register to enable the thermal management system in response to an external
5	event;
6	a fourth register to force the thermal management system active while overriding a
7	disable bit provided by the first register; and
8	a fifth register to allow external software and hardware to enable the thermal
9	management system.
1	48. The apparatus of claim 46, further comprising a power modulation
2	element to reduce power consumption of the integrated circuit die in response to the
3	temperature sensor output.

Please add new claims 49-63, as set forth below.

B3 Say

49. (New) The method of claim 25, further comprising providing an indication of a status of the sensor output to an external device.

2

3

1	50. (New) A method comprising:
2	activating a thermal management system of a die;
3	measuring a temperature on the die with a sensor of the thermal management system;
4	providing a first state at an output of the sensor when the temperature is below a trip
5	point;
6	providing a second state at the sensor output when the temperature equals or exceeds the
7	trip point;
8	engaging a power reduction mechanism for a specified time period in response to the
9	sensor output having the second state;
0	polling the sensor output after expiration of the specified time period; and
1	halting the power reduction mechanism when the sensor output exhibits the first state.

- 1 51. (New) The method of claim 50, further comprising engaging the power 2 reduction mechanism to perform at least one of lowering a supply voltage to the die, 3 lowering a frequency of a clock signal provided by internal clock circuitry on the die, 4 performing clock gating of the clock signal provided by the internal clock circuitry, 5 performing clock throttling of the clock signal provided by the internal clock circuitry, 6 selectively blocking clock pulses of the clock signal provided by the internal clock 7 circuitry, disabling at least one of a plurality of functional units on the die, limiting 8 instructions sent to at least one of the plurality of functional units on the die, and 9 changing a behavior of at least one of the plurality of functional units on the die.
 - 52. (New) The method of claim 50, further comprising providing an enable bit to a register from an external operating system to activate the thermal management system.

7

8

1 2

3

4

5

53.	(New) The method of claim 50, further comprising:
incrementin	g an up-down counter coupled with the sensor output once for every clock
· puls	e of a clock signal provided by internal clock circuitry on the die when the
sens	or output exhibits the first state; and
decrementing	ng the up-down counter once for every clock pulse of the clock signal
prov	rided by the internal clock circuitry when the sensor output exhibits the
seco	nd state.

54. (New) The method of claim 50, further comprising:

defining a plurality of trip temperatures, a highest of the plurality of trip temperatures corresponding to the trip point;

assigning a plurality of duty cycle values to the plurality of trip temperatures, one duty cycle value of the plurality of duty cycle values corresponding to at least one of the plurality of trip temperatures; and providing a clock signal from internal clock circuitry on the die, the clock signal exhibiting the one duty cycle value in response to the temperature substantially equaling the at least one corresponding trip temperature.

- 1 55. (New) The method of claim 50, further comprising counting a number of lost clock cycles resulting from engagement of the power reduction mechanism.
- 1 56. (New) The method of claim 50, further comprising providing an indication of a status of the sensor output to an external device.



1	57. (New) A method comprising:
2	activating a thermal management system of a die;
3	measuring a temperature on the die with a sensor of the thermal management system;
4	providing a first state at an output of the sensor when the temperature is below a trip
5	point;
6	providing a second state at the sensor output when the temperature equals or exceeds the
7	trip point;
8	engaging a power reduction mechanism in response to the sensor output having the
9	second state;
0	providing the first state at the sensor output when the temperature is below an untrip
1	point, the untrip point less than the trip point; and
2	halting the power reduction mechanism in response to the first state.

B orth

58. (New) The method of claim 57, further comprising engaging the power reduction mechanism to perform at least one of lowering a supply voltage to the die, lowering a frequency of a clock signal provided by internal clock circuitry on the die, performing clock gating of the clock signal provided by the internal clock circuitry, performing clock throttling of the clock signal provided by the internal clock circuitry, selectively blocking clock pulses of the clock signal provided by the internal clock circuitry, disabling at least one of a plurality of functional units on the die, limiting instructions sent to at least one of the plurality of functional units on the die, and changing a behavior of at least one of the plurality of functional units on the die.

1 2

59. (New) The method of claim 57, further comprising providing an enable bit to a register from an external operating system to activate the thermal management system.

2

63.

1	60. (New) The method of claim 57, further comprising:
2	incrementing an up-down counter coupled with the sensor output once for every clock
3	pulse of a clock signal provided by internal clock circuitry on the die when the
4	sensor output exhibits the first state; and
5	decrementing the up-down counter once for every clock pulse of the clock signal
6	provided by the internal clock circuitry when the sensor output exhibits the
7	second state.
1	61. (New) The method of claim 57, further comprising:
2	defining a plurality of trip temperatures, a highest of the plurality of trip temperatures
3	corresponding to the trip point;
4	assigning a plurality of duty cycle values to the plurality of trip temperatures, one duty
5	cycle value of the plurality of duty cycle values corresponding to at least one of
6	the plurality of trip temperatures; and
7	providing a clock signal from internal clock circuitry on the die, the clock signal
8	exhibiting the one duty cycle value in response to the temperature substantially
9	equaling the at least one corresponding trip temperature.
1	62. (New) The method of claim 57, further comprising counting a number of
2	lost clock cycles resulting from engagement of the power reduction mechanism.

(New) The method of claim 57, further comprising providing an

indication of a status of the sensor output to an external device.